

# 100kHz, Rail-to-Rail I/O CMOS Operational Amplifier

## 1 FEATURES

- **Gain Bandwidth: 100kHz**
- **Rail-to-Rail Input and Output**  
**±0.6mV Max Vos**
- **Input Voltage Range: -0.2V to +5.7V**  
**with Vs = 5.5V**
- **Supply Range: +2.6V to +5.5V**
- **Specified Up to +125°C**
- **Micro Size Packages: SOT23-5, SC70-5**

## 2 APPLICATIONS

- **Sensors**
- **Photodiode Amplification**
- **Active Filters**
- **Test Equipment**
- **Driving A/D Converters**

## 3 DESCRIPTIONS

The RS121P/RS121BP families of products offer low voltage operation and rail-to-rail input and output, as well as excellent speed/power consumption ratio, providing an excellent bandwidth (100kHz) and slew rate of 0.04V/μs. The op-amps are unity gain stable and feature an ultra-low input bias current.

The RS121P/RS121BP families of operational amplifiers are specified at the full temperature range of -40°C to 125°C under single or dual power supplies of 2.6V to 5.5V.

**Device Information <sup>(1)</sup>**

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS121P	SOT23-5	2.90mm×1.60mm
	SC70-5	2.10mm×1.25mm
RS121BP	SC70-5	2.10mm×1.25mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Table of Contents

<b>1 FEATURES</b> .....	1
<b>2 APPLICATIONS</b> .....	1
<b>3 DESCRIPTIONS</b> .....	1
<b>4 REVISION HISTORY</b> .....	3
<b>5 PACKAGE/ORDERING INFORMATION</b> <sup>(1)</sup> .....	4
<b>6 PIN CONFIGURATION AND FUNCTIONS</b> .....	5
<b>7 SPECIFICATIONS</b> .....	6
7.1 Absolute Maximum Ratings .....	6
7.2 ESD Ratings .....	6
7.3 Recommended Operating Conditions .....	6
7.4 Electrical Characteristics .....	7
7.5 Typical Characteristics .....	9
<b>8 DETAILED DESCRIPTION</b> .....	13
8.1 Overview .....	13
8.2 Phase Reversal Protection .....	13
8.3 EMI Rejection Ratio (EMIRR) .....	13
8.4 EMIRR IN+ Test Configuration .....	14
<b>9 APPLICATION AND IMPLEMENTATION</b> .....	15
9.1 Application Note .....	15
9.2 25-kHz Low-pass Filter .....	15
9.3 Design Requirements .....	15
9.4 Detailed Design Procedure .....	15
9.5 Application Curve .....	16
<b>10 LAYOUT</b> .....	17
10.1 Layout Guidelines .....	17
10.2 Layout Example .....	17
<b>11 PACKAGE OUTLINE DIMENSIONS</b> .....	18
<b>12 TAPE AND REEL INFORMATION</b> .....	20

## 4 REVISION HISTORY

Note: Page numbers for previous revisions may differ from page numbers in the current version.

Version	Change Date	Change Item
B.1	2022/11/24	1. Update Package Qty on Page 6 in RevA.6 2. Delete RS121PXK, RS121BPXF, RS121BPXC5, RS121PXM, RS122PXTDC8, RS121PXTDE8 Orderable Device 3. Add TAPE AND REEL INFORMATION
B.1.1	2024/03/01	Modify packaging naming
B.2	2024/06/21	1. Add MSL on Page 4 in RevB.1.1 2. Update PACKAGE note 3. Add RS121BPXC5 Orderable Device on Page 4 in RevB.1.1
B.3	2024/12/18	1. Delete RS122PXK/RS122PXM/RS124PXP/RS124PXQ Orderable Device 2. Delete content related to RS122P and RS124P 3. Change the product name to: RS121P_RS121BP


**5 PACKAGE/ORDERING INFORMATION <sup>(1)</sup>**

Orderable Device	Package Type	Pin	Channel	Op Temp(°C)	Device Marking <sup>(2)</sup>	MSL <sup>(3)</sup>	Package Qty
RS121PXF	SOT23-5	5	1	-40°C ~125°C	121P	MSL3	Tape and Reel, 3000
RS121PXC5	SC70-5 <sup>(4)</sup>	5	1	-40°C ~125°C	121P	MSL3	Tape and Reel, 3000
RS121BPXC5	SC70-5 <sup>(4)</sup>	5	1	-40°C ~125°C	121BP	MSL3	Tape and Reel, 3000

**NOTE:**

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.
- (3) RUNIC classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F. Please align with RUNIC if your end application is quite critical to the preconditioning setting or if you have special requirement.
- (4) Equivalent to SOT353.

## 6 PIN CONFIGURATION AND FUNCTIONS



### PIN DESCRIPTION

NAME	PIN		I/O <sup>(1)</sup>	DESCRIPTION
	RS121P	RS121BP		
	SOT23-5/SC70-5	SC70-5		
-IN	4	3	I	Negative (inverting) input
+IN	3	1	I	Positive (noninverting) input
OUT	1	4	O	Output
V-	2	2	-	Negative (lowest) power supply
V+	5	5	-	Positive (highest) power supply

(1) I = Input, O = Output.

## 7 SPECIFICATIONS

### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	Supply, $V_S=(V+) - (V-)$		7	V
	Signal input pin <sup>(2)</sup>	(V-)-0.5	(V+) +0.5	
	Signal output pin <sup>(3)</sup>	(V-)-0.5	(V+) +0.5	
Current	Signal input pin <sup>(2)</sup>	-10	10	mA
	Signal output pin <sup>(3)</sup>	-55	55	mA
	Output short-circuit <sup>(4)</sup>	Continuous		
$\theta_{JA}$	Package thermal impedance <sup>(5)</sup>	SOT23-5	230	°C/W
		SC70-5	380	
Temperature	Operating range, $T_A$	-40	125	°C
	Junction, $T_J$ <sup>(6)</sup>	-40	150	
	Storage, $T_{stg}$	-65	150	

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less.

(3) Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.5V beyond the supply rails should be current-limited to  $\pm 55$ mA or less.

(4) Short-circuit to ground, one amplifier per package.

(5) The package thermal impedance is calculated in accordance with JEDEC-51.

(6) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

### 7.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-Body Model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 3000$	V
		Machine Model (MM)	$\pm 200$	

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.



#### ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage, $V_S= (V+) - (V-)$	Single-supply	2.6		5.5	V
	Dual-supply	$\pm 1.3$		$\pm 2.75$	

## 7.4 Electrical Characteristics

(At  $T_A=+25^{\circ}\text{C}$ ,  $V_S=5\text{V}$ ,  $R_L = 10\text{k}\Omega$  connected to  $V_S/2$ , and  $V_{OUT} = V_S/2$ , Full <sup>(9)</sup> =  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , unless otherwise noted.) <sup>(1)</sup>

PARAMETER	CONDITIONS	$T_J$	RS121P/RS121BP				
			MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT	
<b>POWER SUPPLY</b>							
$V_S$	Operating Voltage Range		$25^{\circ}\text{C}$	2.6		5.5	V
$I_Q$	Quiescent Current Per Amplifier		$25^{\circ}\text{C}$	4	7.6	11	$\mu\text{A}$
PSRR	Power-Supply Rejection Ratio	$V_S=2.6\text{V}$ to $5.5\text{V}$ , $V_{CM}=(V_-)+0.5\text{V}$	$25^{\circ}\text{C}$	70	76		dB
			Full	60			
$t_{ON}$	Turn-on Time		$25^{\circ}\text{C}$		140		$\mu\text{s}$
<b>INPUT</b>							
$V_{OS}$	Input Offset Voltage	$V_{CM}=V_S/2$	$25^{\circ}\text{C}$	-0.6	$\pm 0.2$	0.6	mV
$V_{OS\ T_C}$	Input Offset Voltage Average Drift		Full		$\pm 2.5$		$\mu\text{V}/^{\circ}\text{C}$
$I_B$	Input Bias Current <sup>(4) (5)</sup>		$25^{\circ}\text{C}$		$\pm 1$	$\pm 10$	pA
$I_{OS}$	Input Offset Current <sup>(4)</sup>		$25^{\circ}\text{C}$		$\pm 1$	$\pm 10$	pA
$V_{CM}$	Common-Mode Voltage Range	$V_S=5.5\text{V}$	$25^{\circ}\text{C}$	-0.2		5.7	V
CMRR	Common-Mode Rejection Ratio	$V_S=5.5\text{V}$ , $V_{CM}=-0.2\text{V}$ to $4\text{V}$	$25^{\circ}\text{C}$	73	79		dB
			Full	67			
		$V_S=5.5\text{V}$ , $V_{CM}=-0.2\text{V}$ to $5.7\text{V}$	$25^{\circ}\text{C}$	64	80		
			Full	57			
<b>OUTPUT</b>							
$A_{OL}$	Open-Loop Voltage Gain	$R_L=2\text{k}\Omega$ , $V_O=0.15\text{V}$ to $4.85\text{V}$	$25^{\circ}\text{C}$	93	104		dB
			Full	83			
		$R_L=10\text{k}\Omega$ , $V_O=0.05\text{V}$ to $4.95\text{V}$	$25^{\circ}\text{C}$	90	96		
			Full	80			
	Output Swing from Rail	$R_L=2\text{k}\Omega$	$25^{\circ}\text{C}$		40	50	mV
		$R_L=10\text{k}\Omega$			10	20	
$I_{OUT}$	Output Current Source <sup>(6) (7)</sup>		$25^{\circ}\text{C}$		35		mA
<b>FREQUENCY RESPONSE</b>							
SR	Slew Rate <sup>(8)</sup>		$25^{\circ}\text{C}$		0.04		$\text{V}/\mu\text{s}$
GBP	Gain-Bandwidth Product		$25^{\circ}\text{C}$		100		KHz
PM	Phase Margin		$25^{\circ}\text{C}$		62		$^{\circ}$
$t_s$	Settling Time, 0.1%		$25^{\circ}\text{C}$		90		$\mu\text{s}$
	Overload Recovery Time	$V_{IN}\cdot\text{Gain}\geq V_S$ , $G=-100$	$25^{\circ}\text{C}$		90		$\mu\text{s}$
<b>NOISE</b>							
$e_n$	Input Voltage Noise Density	$f = 1\text{KHz}$	$25^{\circ}\text{C}$		98		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10\text{KHz}$	$25^{\circ}\text{C}$		53		$\text{nV}/\sqrt{\text{Hz}}$

## NOTE:


- (1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.
- (4) This parameter is ensured by design and/or characterization and is not tested in production.
- (5) Positive current corresponds to current flowing into the device.
- (6) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.
- (7) Short circuit test is a momentary test.
- (8) Number specified is the slower of positive and negative slew rates.
- (9) Specified by characterization only.




## 7.5 Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.


At  $T_A = +25^\circ\text{C}$ ,  $V_S = 5\text{V}$ ,  $R_L = 10\text{k}\Omega$  connected to  $V_S/2$ ,  $V_{OUT} = V_S/2$ , unless otherwise noted.




**Figure 1. Open-loop Gain and Phase vs Frequency**




**Figure 2. Input Voltage Noise Spectral Density vs Frequency**




**Figure 3. Sink Current vs Temperature**



**Figure 4. Source Current vs Temperature**



**Figure 5. Quiescent Current vs Temperature**



**Figure 6. Quiescent Current vs Temperature**

## Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At  $T_A = +25^\circ\text{C}$ ,  $V_S = 5\text{V}$ ,  $R_L = 10\text{k}\Omega$  connected to  $V_S/2$ ,  $V_{OUT} = V_S/2$ , unless otherwise noted.




Figure 7. Input Bias Current vs Temperature




Figure 8. Quiescent Current vs Supply Voltage




Figure 9. Offset Voltage vs Common-Mode Voltage




Figure 10. 0.1Hz to 10Hz Input Voltage Noise




Figure 11. Maximum Output Voltage vs Frequency





Figure 12. Power Supply Voltage vs Short Circuit Current


## Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.


At  $T_A = +25^\circ\text{C}$ ,  $V_S = 5\text{V}$ ,  $R_L = 10\text{k}\Omega$  connected to  $V_S/2$ ,  $V_{OUT} = V_S/2$ , unless otherwise noted.




**Figure 13. Positive Overload Recovery**




**Figure 14. Negative Overload Recovery**




**Figure 15. Small-signal Step Response**



**Figure 16. Small-signal Step Response**



**Figure 17. Large-signal Step Response**



**Figure 18. Large-signal Step Response**

### Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At  $T_A = +25^\circ\text{C}$ ,  $V_S=5\text{V}$ ,  $R_L = 10\text{k}\Omega$  connected to  $V_S/2$ ,  $V_{OUT} = V_S/2$ , unless otherwise noted.




Figure 19. Output Voltage vs Output Current




Figure 20. Output Voltage vs Output Current




Figure 21. Setting Time vs Closed-loop Gain




Figure 22. Offset Voltage Production Distribution


## 8 DETAILED DESCRIPTION

### 8.1 Overview

The RS121P/RS121BP devices are unity-gain stable, single channel op amps with low noise and distortion. The device consists of a low noise input stage with a folded cascade and a rail-to-rail output stage. This topology exhibits superior noise and distortion performance across a wide range of supply voltages that are not delivered by legacy commodity audio operational amplifiers.

### 8.2 Phase Reversal Protection

The RS121P/RS121BP family has internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the RS121P/RS121BP prevents phase reversal with excessive common-mode voltage. Instead, the appropriate rail limits the output voltage. This performance is shown in figure 23.



**Figure 23. Output Waveform Devoid of Phase Reversal During an Input Overdrive Condition**


### 8.3 EMI Rejection Ratio (EMIRR)

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many operational amplifiers is a change in the offset voltage as a result of RF signal rectification. An operational amplifier that is more efficient at rejecting this change in offset as a result of EMI has a higher EMIRR and is quantified by a decibel value. Measuring EMIRR can be performed in many ways, but this document provides the EMIRR IN+, which specifically describes the EMIRR performance when the RF signal is applied to the noninverting input pin of the operational amplifier. In general, only the noninverting input is tested for EMIRR for the following three reasons:

- Operational amplifier input pins are known to be the most sensitive to EMI, and typically rectify RF signals better than the supply or output pins.
- The noninverting and inverting operational amplifier inputs have symmetrical physical layouts and exhibit nearly matching EMIRR performance.
- EMIRR is easier to measure on noninverting pins than on other pins because the noninverting input pin can be isolated on a printed-circuit-board (PCB). This isolation allows the RF signal to be applied directly to the noninverting input pin with no complex interactions from other components or connecting PCB traces.

## DETAILED DESCRIPTION (continued)


The EMIRR IN+ of the RS121P/RS121BP is plotted versus frequency in Figure 24. If available, any dual and quad operational amplifier device versions have approximately identical EMIRR IN+ performance. The RS121P/RS121BP unity-gain bandwidth is 100 kHz. EMIRR performance below this frequency denotes interfering signals that fall within the operational amplifier bandwidth.



**Figure 24. RS121P/RS121BP EMIRR vs Frequency**

### 8.4 EMIRR IN+ Test Configuration

Figure 25 shows the circuit configuration for testing the EMIRR IN+. An RF source is connected to the operational amplifier noninverting input pin using a transmission line. The operational amplifier is configured in a unity-gain buffer topology with the output connected to a low-pass filter (LPF) and a digital multimeter (DMM). A large impedance mismatch at the operational amplifier input causes a voltage reflection; however, this effect is characterized and accounted for when determining the EMIRR IN+. The resulting dc offset voltage is sampled and measured by the multimeter. The LPF isolates the multimeter from residual RF signals that can interfere with multimeter accuracy.



**Figure 25. EMIRR IN+ Test Configuration Schematic**


## 9 APPLICATION AND IMPLEMENTATION

Information in the following applications sections is not part of the Runic component specification, and Runic does not warrant its accuracy or completeness. Runic's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Note

The RS121P/RS121BP are high precision, rail-to-rail operational amplifiers that can be run from a single-supply voltage 2.6V to 5.5V ( $\pm 1.3V$  to  $\pm 2.75V$ ). Supply voltages higher than 7V (absolute maximum) can permanently damage the amplifier. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications. Good layout practice mandates use of a 0.1 $\mu F$  capacitor place closely across the supply pins.

### 9.2 25-kHz Low-pass Filter



**Figure 26. 25-kHz Low-Pass Filter**

### 9.3 Design Requirements

Low-pass filters are commonly employed in signal processing applications to reduce noise and prevent aliasing. The RS121P/RS121BP devices are ideally suited to construct high-speed, high-precision active filters. Figure 26 shows a second-order, low-pass filter commonly encountered in signal processing applications.

Use the following parameters for this design example:

- Gain = 5 V/V (inverting gain)
- Low-pass cutoff frequency = 25 kHz
- Second-order Chebyshev filter response with 3-dB gain peaking in the passband

### 9.4 Detailed Design Procedure

The infinite-gain multiple-feedback circuit for a low-pass network function is shown in Figure 26. Use Equation 1 to calculate the voltage transfer function.


$$\frac{\text{Output}}{\text{Input}}(s) = \frac{-1/R_1 R_3 C_2 C_5}{s^2 + (s/C_2) + (1/R_1 + 1/R_3 + 1/R_4) + 1/R_3 R_4 C_2 C_5} \quad (1)$$

This circuit produces a signal inversion. For this circuit, the gain at dc and the low-pass cutoff frequency are calculated by Equation 2:

$$\text{Gain} = \frac{R_4}{R_1}$$

$$f_c = \frac{1}{2\pi} \sqrt{(1/R_3 R_4 C_2 C_5)} \quad (2)$$

### 9.5 Application Curve



**Figure 27. Low-Pass Filter Transfer Function**




## 10 LAYOUT

### 10.1 Layout Guidelines


Attention to good layout practices is always recommended. Keep traces short. When possible, use a PCB ground plane with surface-mount components placed as close to the device pins as possible. Place a  $0.1\mu\text{F}$  capacitor closely across the supply pins.

These guidelines should be applied throughout the analog circuit to improve performance and provide benefits such as reducing the EMI susceptibility.

### 10.2 Layout Example



**Figure 28. Schematic Representation**







**Figure 29. Layout Example**

NOTE: Layout Recommendations have been shown for dual op-amp only, follow similar precautions for Single and four.

# 11 PACKAGE OUTLINE DIMENSIONS





## SOT23-5<sup>(3)</sup>


**RECOMMENDED LAND PATTERN (Unit: mm)**


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A <sup>(1)</sup>	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D <sup>(1)</sup>	2.820	3.020	0.111	0.119
E <sup>(1)</sup>	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950(BSC) <sup>(2)</sup>		0.037(BSC) <sup>(2)</sup>	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
$\theta$	0°	8°	0°	8°

**NOTE:**

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.

**SC70-5 (3)**

**RECOMMENDED LAND PATTERN (Unit: mm)**



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A <sup>(1)</sup>	0.900	1.100	0.035	0.043
A1	0.000	0.100	0.000	0.004
A2	0.900	1.000	0.035	0.039
b	0.150	0.350	0.006	0.014
c	0.080	0.150	0.003	0.006
D <sup>(1)</sup>	2.000	2.200	0.079	0.087
E <sup>(1)</sup>	1.150	1.350	0.045	0.053
E1	2.150	2.450	0.085	0.096
e	0.650(BSC) <sup>(2)</sup>		0.026(BSC) <sup>(2)</sup>	
e1	1.300(BSC) <sup>(2)</sup>		0.051(BSC) <sup>(2)</sup>	
L	0.260	0.460	0.010	0.018
L1	0.525		0.021	
θ	0°	8°	0°	8°

**NOTE:**


1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.

## 12 TAPE AND REEL INFORMATION

### REEL DIMENSIONS



### TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

### KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3
SC70-5	7"	9.5	2.25	2.55	1.20	4.0	4.0	2.0	8.0	Q3

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

## **IMPORTANT NOTICE AND DISCLAIMER**

Jiangsu Runic Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with Runic products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) Runic and the Runic logo are registered trademarks of Runic Incorporated. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.