



100kHz, Rail-to-Rail I/O CMOS Operational Amplifier

1 FEATURES

 Gain Bandwidth: 100kHz
 Rail-to-Rail Input and Output ±0.6mV Max Vos

 Input Voltage Range: -0.2V to +5.7V with Vs = 5.5V

• Supply Range: +2.6V to +5.5V

Specified Up to +125°C

Micro Size Packages: SOT23-5, SC70-5

2 APPLICATIONS

- Sensors
- Photodiode Amplification
- Active Filters
- Test Equipment
- Driving A/D Converters

3 DESCRIPTIONS

The RS121P, RS122P, RS124P families of products offer low voltage operation and rail-to-rail input and output, as well as excellent speed/power consumption ratio, providing an excellent bandwidth (100kHz) and slew rate of 0.04V/ μ s. The op-amps are unity gain stable and feature an ultra-low input bias current.

The RS121P, RS122P, RS124P families of operational amplifiers are specified at the full temperature range of -40°C to +125°C under single or dual power supplies of 2.6V to 5.5V.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
RS121P	SOT23-5	2.90mm×1.60mm		
K3121P	SC70-5	2.10mm×1.25mm		
DC4 00D	SOP8	4.90mm×3.90mm		
RS122P	MSOP8	3.00mm×3.00mm		
RS124P	SOP14	8.65mm×3.90mm		
	TSSOP14	5.00mm×4.40mm		

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 REVISION HISTORY	3
5 PACKAGE/ORDERING INFORMATION (1)	4
6 PIN CONFIGURATION AND FUNCTIONS	5
7 SPECIFICATIONS	7
7.1 Absolute Maximum Ratings	7
7.2 ESD Ratings	7
7.3 Recommended Operating Conditions	7
7.4 Electrical Characteristics	8
7.5 Typical Characteristics	10
8 DETAILED DESCRIPTION	14
8.1 Overview	14
8.2 Phase Reversal Protection	14
8.3 EMI Rejection Ratio (EMIRR)	14
8.4 EMIRR IN+ Test Configuration	15
9 APPLICATION AND IMPLEMENTATION	16
9.1 Application Note	16
9.2 25-kHz Low-pass Filter	16
9.3 Design Requirements	16
9.4 Detailed Design Procedure	16
9.5 Application Curve	17
10 LAYOUT	18
10.1 Layout Guidelines	18
10.2 Layout Example	18
11 PACKAGE OUTLINE DIMENSIONS	19
12 TAPE AND REEL INFORMATION	25



4 REVISION HISTORY

Note: Page numbers for previous revisions may different from page numbers in the current version.

Version	Change Date	Change Item
B.1	2022/11/24	Update Package Qty on Page 6@RevA.6 Delete RS121PXK, RS121BPXF, RS121BPXC5, RS121PXM, RS122PXTDC8, RS121PXTDE8 Orderable Device Add TAPE AND REEL INFORMATION
B.1.1	2024/03/01	Modify packaging naming
B.2	2024/06/21	1. Add MSL on Page 4@RevB.1.1 2. Update PACKAGE note 3. Add RS121BPXC5 Orderable Device on Page 4@RevB.1.1




5 PACKAGE/ORDERING INFORMATION (1)

Orderable Device	Package Type	Pin	Channel	Op Temp(°C)	Device Marking ⁽²⁾	MSL (3)	Package Qty
RS121PXF	SOT23-5	5	1	-40°C ~125°C	121P	MSL3	Tape and Reel, 3000
RS121PXC5	SC70-5 (4)	5	1	-40°C ~125°C	121P	MSL3	Tape and Reel, 3000
RS121BPXC5	SC70-5 (4)	5	1	-40°C ~125°C	121BP	MSL3	Tape and Reel, 3000
RS122PXK	SOP8	8	2	-40°C ~125°C	RS122P	MSL3	Tape and Reel, 4000
RS122PXM	MSOP8	8	2	-40°C ~125°C	RS122P	MSL3	Tape and Reel, 4000
RS124PXP	SOP14	14	4	-40°C ~125°C	RS124P	MSL3	Tape and Reel, 4000
RS124PXQ	TSSOP14	14	4	-40°C ~125°C	RS124P	MSL3	Tape and Reel, 4000

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.
- (3) RUNIC classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F. Please align with RUNIC if your end application is quite critical to the preconditioning setting or if you have special requirement.
- (4) Equivalent to SOT353.




6 PIN CONFIGURATION AND FUNCTIONS



PIN DESCRIPTION

	PIN		PIN			
NAME	RS121P	RS121BP	I/O (1)	DESCRIPTION		
	SOT23-5/SC70-5	SC70-5				
-IN	4	3	I	Negative (inverting) input		
+IN	3	1	I Positive (noninverting) input			
OUT	1	4	0	Output		
V-	2	2	- Negative (lowest) power supply			
V+	5	5	- Positive (highest) power supply			

⁽¹⁾ I = Input, O = Output.




PIN DESCRIPTION

	IN DESCRIPTION							
NAME	PIN	I/O (1)	DESCRIPTION					
IVAIVIE	SOP8/MSOP8	1,0	DESCRIPTION					
-INA	2	I	Inverting input, channel A					
+INA	3		Noninverting input, channel A					
-INB	6		Inverting input, channel B					
+INB	5		Noninverting input, channel B					
OUTA	1	0	Output, channel A					
OUTB	7	0	Output, channel B					
V-	4	-	Negative (lowest) power supply					
V+	8	-	Positive (highest) power supply					

⁽¹⁾ I = Input, O = Output.



PIN CONFIGURATION AND FUNCTIONS



PIN DESCRIPTION

	PIN	1.(2.(1)		
NAME	SOP14/TSSOP14	I/O ⁽¹⁾	DESCRIPTION	
-INA	2	I	Inverting input, channel A	
+INA	3	I	Noninverting input, channel A	
-INB	6	I	Inverting input, channel B	
+INB	5	I	Noninverting input, channel B	
-INC	9	I	Inverting input, channel C	
+INC	10	I	Noninverting input, channel C	
-IND	13	I	Inverting input, channel D	
+IND	12	I	Noninverting input, channel D	
OUTA	1	0	Output, channel A	
OUTB	7	0	Output, channel B	
OUTC	8	0	Output, channel C	
OUTD	14	0	Output, channel D	
V-	11	-	Negative (lowest) power supply	
V+	4	-	Positive (highest) power supply	

⁽¹⁾ I = Input, O = Output.



7 SPECIFICATIONS

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT	
	Supply, Vs=(V+) - (V-)			7		
Voltage	Signal input pin (2)		(V-)-0.5	(V+) +0.5	V	
	Signal output pin (3)		(V-)-0.5	(V+) +0.5		
	Signal input pin ⁽²⁾		-10	10	mA	
Current	Signal output pin (3)	-55	55	mA		
Output short-circuit (4)			Continuous			
	Package thermal impedance ⁽⁵⁾	SOT23-5		230		
		SOP8		110		
0		MSOP8		170	06/14/	
Αιθ		SOP14		105	°C/W	
		TSSOP14		90		
		SC70-5		380		
	Operating range, T _A	Operating range, T _A				
Temperature	Junction, T _J ⁽⁶⁾		-40	150	°C	
	Storage, T _{stg}		-65	150		

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

- (4) Short-circuit to ground, one amplifier per package.
- (5) The package thermal impedance is calculated in accordance with JESD-51.
- (6) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

7.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
\/·	Flootroctotic discharge	Human-Body Model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3000	.,
V _(ESD) Electrostatic discharge		Machine Model (MM)	±200	V

⁽¹⁾ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT	
Supply valtage V (V.) (V.)	Single-supply	2.6		5.5		
Supply voltage, $V_S = (V+) - (V-)$	Dual-supply	±1.3		±2.75	V	

⁽²⁾ Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less.

⁽³⁾ Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.5V beyond the supply rails should be current-limited to ±55mA or less.



7.4 Electrical Characteristics

(At $T_A = +25^{\circ}$ C, $V_S = 5V$, $R_1 = 10$ kO connected to $V_S/2$, and $V_{OUT} = V_S/2$. Full $^{(9)} = -40^{\circ}$ C to $+125^{\circ}$ C, unless otherwise noted.) $^{(1)}$

	DADA44555D	CONDITIONS	_	RS	RS121P, RS122P, RS124P			
PARAMETER		CONDITIONS	Tı	MIN ⁽²⁾	TYP (3)	MAX ⁽²⁾	UNIT	
POWER	SUPPLY							
Vs	Operating Voltage Range		25°C	2.6		5.5	V	
IQ	Quiescent Current Per Amplifier		25°C	4	7.6	11	μΑ	
DCDD	Power-Supply Rejection Ratio	V _S =2.6V to 5.5V,	25°C	70	76		40	
PSRR	rower-supply Rejection Ratio	V _{CM} =(V-)+0.5V	Full	60			dB	
ton	Turn-on Time		25°C		140		μs	
INPUT								
Vos	Input Offset Voltage	V _{CM} = V _S /2	25°C	-0.6	±0.2	0.6	mV	
Vos Tc	Input Offset Voltage Average Drift		Full		±2.5		μV/°C	
IB	Input Bias Current (4)(5)		25°C		±1	±10	pА	
los	Input Offset Current (4)		25°C		±1	±10	pА	
V _{CM}	Common-Mode Voltage Range	V _S = 5.5V	25°C	-0.2		5.7	V	
CMRR		V _S = 5.5V, V _{CM} =-0.2V to 4V	25°C	73	79		dB	
	Camana Mada Daiadian Datia		Full	67				
	Common-Mode Rejection Ratio	V _S = 5.5V, V _{CM} =-0.2V to 5.7V	25°C	64	80			
			Full	57				
OUTPU	т							
		R _L =2KΩ, Vo=0.15V to 4.85V	25°C	93	104		dB	
Λ	Onen Leen Voltage Cein		Full	83				
Aol	Open-Loop Voltage Gain	R _L =10KΩ, Vo= 0.05V to 4.95V	25°C	90	96			
			Full	80				
	Output Swing from Rail	R _L =2KΩ	25°C		40	50	mV	
	Output Swing from Kaii	R _L =10KΩ	25°C		10	20		
Іоит	Output Current Source (6) (7)		25°C		35		mA	
FREQUI	ENCY RESPONSE							
SR	Slew Rate ⁽⁸⁾		25°C		0.04		V/µs	
GBP	Gain-Bandwidth Product		25°C		100		KHz	
PM	Phase Margin		25°C		62		0	
t_S	Settling Time, 0.1%		25°C		90		μs	
	Overload Recovery Time	V _{IN} •Gain≥V _{S,} G=-100	25°C		90		μs	
NOISE				_				
	Input Voltage Noise Density	f = 1KHz	25°C		98		nV/√H	
e _n	input voitage Noise Density	f = 10KHz	25°C		53		nV/√H	



- (1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.
- (4) This parameter is ensured by design and/or characterization and is not tested in production.
- (5) Positive current corresponds to current flowing into the device.
- (6) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.
- (7) Short circuit test is a momentary test.
- (8) Number specified is the slower of positive and negative slew rates.
- (9) Specified by characterization only.



7.5 Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At $T_A = +25$ °C, $V_S = 5V$, $R_L = 10k\Omega$ connected to $V_S/2$, $V_{OUT} = V_S/2$, unless otherwise noted.




Figure 1. Open-loop Gain and Phase vs Frequency




Figure 3. Sink Current vs Temperature




Figure 5. Quiescent Current vs Temperature




Figure 2. Input Voltage Noise Spectral Density vs Frequency




Figure 4. Source Current vs Temperature




Figure 6. Quiescent Current vs Temperature



Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At T_A = +25°C, V_S =5V, R_L = 10k Ω connected to $V_S/2$, V_{OUT} = $V_S/2$, unless otherwise noted.




Figure 7. Input Bias Current vs Temperature




Figure 9. Offset Voltage vs Common-Mode Voltage




Figure 11. Maximum Output Voltage vs Frequency




Figure 8. Quiescent Current vs Supply Voltage




Figure 10. 0.1Hz to 10Hz Input Voltage Noise




Figure 12. Power Supply Voltage vs Short Circuit Current



Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At T_A = +25°C, V_S =5V, R_L = 10k Ω connected to $V_S/2$, V_{OUT} = $V_S/2$, unless otherwise noted.




Figure 13. Positive Overload Recovery




Figure 14. Negative Overload Recovery




Figure 15. Small-signal Step Response




Figure 16. Small-signal Step Response




Figure 17. Large-signal Step Response




Figure 18. Large-signal Step Response



Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At T_A = +25°C, V_S =5V, R_L = 10k Ω connected to $V_S/2$, V_{OUT} = $V_S/2$, unless otherwise noted.




Figure 19. Output Voltage vs Output Current




Figure 21. Setting Time vs Closed-loop Gain




Figure 20. Output Voltage vs Output Current




Figure 22. Offset Voltage Production Distribution



8 DETAILED DESCRIPTION

8.1 Overview

The RS12XP devices are unity-gain stable, dual and qual-channel op amps with low noise and distortion. The device consists of a low noise input stage with a folded cascade and a rail-to-rail output stage. This topology exhibits superior noise and distortion performance across a wide range of supply voltages that are not delivered by legacy commodity audio operational amplifiers.

8.2 Phase Reversal Protection

The RS12XP family has internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the RS12XP prevents phase reversal with excessive common-mode voltage. Instead, the appropriate rail limits the output voltage. This performance is shown in figure 23.




Figure 23. Output Waveform Devoid of Phase Reversal During an Input Overdrive Condition

8.3 EMI Rejection Ratio (EMIRR)

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many operational amplifiers is a change in the offset voltage as a result of RF signal rectification. An operational amplifier that is more efficient at rejecting this change in offset as a result of EMI has a higher EMIRR and is quantified by a decibel value. Measuring EMIRR can be performed in many ways, but this document provides the EMIRR IN+, which specifically describes the EMIRR performance when the RF signal is applied to the noninverting input pin of the operational amplifier. In general, only the noninverting input is tested for EMIRR for the following three reasons:

- Operational amplifier input pins are known to be the most sensitive to EMI, and typically rectify RF signals better than the supply or output pins.
- The noninverting and inverting operational amplifier inputs have symmetrical physical layouts and exhibit nearly matching EMIRR performance.
- EMIRR is easier to measure on noninverting pins than on other pins because the noninverting input pin can be isolated on a printed-circuit-board (PCB). This isolation allows the RF signal to be applied directly to the noninverting input pin with no complex interactions from other components or connecting PCB traces.



DETAILED DESCRIPTION (continued)

The EMIRR IN+ of the RS12XP is plotted versus frequency in Figure 24. If available, any dual and quad operational amplifier device versions have approximately identical EMIRR IN+ performance. The RS12XP unity-gain bandwidth is 100 kHz. EMIRR performance below this frequency denotes interfering signals that fall within the operational amplifier bandwidth.




Figure 24. RS12XP EMIRR vs Frequency

8.4 EMIRR IN+ Test Configuration

Figure 25 shows the circuit configuration for testing the EMIRR IN+. An RF source is connected to the operational amplifier noninverting input pin using a transmission line. The operational amplifier is configured in a unity-gain buffer topology with the output connected to a low-pass filter (LPF) and a digital multimeter (DMM). A large impedance mismatch at the operational amplifier input causes a voltage reflection; however, this effect is characterized and accounted for when determining the EMIRR IN+. The resulting dc offset voltage is sampled and measured by the multimeter. The LPF isolates the multimeter from residual RF signals that can interfere with multimeter accuracy.




Figure 25. EMIRR IN+ Test Configuration Schematic



9 APPLICATION AND IMPLEMENTATION

Information in the following applications sections is not part of the RUNIC component specification, and RUNIC does not warrant its accuracy or completeness. RUNIC's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Note

The RS121P, RS122P, RS124P are high precision, rail-to-rail operational amplifiers that can be run from a single-supply voltage 2.6V to 5.5V (± 1.3 V to ± 2.75 V). Supply voltages higher than 7V (absolute maximum) can permanently damage the amplifier. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications. Good layout practice mandates use of a 0.1μ F capacitor place closely across the supply pins.

9.2 25-kHz Low-pass Filter




Figure 26. 25-kHz Low-Pass Filter

9.3 Design Requirements

Low-pass filters are commonly employed in signal processing applications to reduce noise and prevent aliasing. The RS12XP devices are ideally suited to construct high-speed, high-precision active filters. Figure 26 shows a second-order, low-pass filter commonly encountered in signal processing applications.

Use the following parameters for this design example:

- Gain = 5 V/V (inverting gain)
- Low-pass cutoff frequency = 25 kHz
- Second-order Chebyshev filter response with 3-dB gain peaking in the passband

9.4 Detailed Design Procedure

The infinite-gain multiple-feedback circuit for a low-pass network function is shown in Figure 26. Use Equation 1 to calculate the voltage transfer function.

$$\frac{\text{Output}}{\text{Input}}(s) = \frac{-1/R_1R_3C_2C_5}{s^2 + (s/C_2) + (1/R_1 + 1/R_3 + 1/R_4) + 1/R_3R_4C_2C_5}$$
(1)

This circuit produces a signal inversion. For this circuit, the gain at dc and the low-pass cutoff frequency are calculated by Equation 2:

Gain =
$$\frac{R_4}{R_1}$$

 $f_c = \frac{1}{2\pi} \sqrt{(1/R_3 R_4 C_2 C_5)}$ (2)



9.5 Application Curve




Figure 27. Low-Pass Filter Transfer Function



10 LAYOUT

10.1 Layout Guidelines

Attention to good layout practices is always recommended. Keep traces short. When possible, use a PCB ground plane with surface-mount components placed as close to the device pins as possible. Place a $0.1\mu F$ capacitor closely across the supply pins.

These guidelines should be applied throughout the analog circuit to improve performance and provide benefits such as reducing the EMI susceptibility.

10.2 Layout Example




Figure 28. Schematic Representation






Figure 29. Layout Example

NOTE: Layout Recommendations have been shown for dual op-amp only, follow similar precautions for Single and four.





11 PACKAGE OUTLINE DIMENSIONS SOT23-5 (3)





RECOMMENDED LAND PATTERN (Unit: mm)







S. mahal	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Мах	Min	Max	
A (1)	1.050	1.250	0.041	0.049	
A1	0.000	0.100	0.000	0.004	
A2	1.050	1.150	0.041	0.045	
b	0.300	0.500	0.012	0.020	
С	0.100	0.200	0.004	0.008	
D (1)	2.820	3.020	0.111	0.119	
E (1)	1.500	1.700	0.059	0.067	
E1	2.650	2.950	0.104	0.116	
е	0.950(BSC) (2)	0.037(BSC) ⁽²⁾		
e1	1.800	2.000	0.071	0.079	
L	0.300	0.600	0.012	0.024	
θ	0°	8°	0°	8°	

- 1. Plastic or metal protrusions of 0.15mm maximum per side are not included. 2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
- 3. This drawing is subject to change without notice.





SC70-5 (3)





RECOMMENDED LAND PATTERN (Unit: mm)







Symbol	Dimensions I	n Millimeters	Dimensions In Inches			
	Min	Мах	Min	Max		
A (1)	0.900	1.100	0.035	0.043		
A1	0.000	0.100	0.000	0.004		
A2	0.900	1.000	0.035	0.039		
b	0.150	0.350	0.006	0.014		
С	0.080	0.150	0.003	0.006		
D (1)	2.000	2.200	0.079	0.087		
E (1)	1.150	1.350	0.045	0.053		
E1	2.150	2.450	0.085	0.096		
e	0.650(BSC) (2)		0.026(BSC) (2)			
e1	1.300(BSC) ⁽²⁾		0.051(BSC) (2)			
L	0.260	0.460	0.010	0.018		
L1	0.525		0.021			
θ	0°	8°	0°	8°		

- 1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
- 2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
- 3. This drawing is subject to change without notice.





MSOP8 (3)





RECOMMENDED LAND PATTERN (Unit: mm)







Symbol	Dimensions I	n Millimeters	Dimensions In Inches			
	Min	Мах	Min	Max		
A (1)	0.820	1.100	0.032	0.043		
A1	0.020	0.150	0.001	0.006		
A2	0.750	0.950	0.030	0.037		
b	0.250	0.380	0.010	0.015		
С	0.090	0.230	0.004	0.009		
D (1)	2.900	3.100	0.114	0.122		
е	0.650(BSC) (2)	0.026(BSC) ⁽²⁾			
E (1)	2.900	3.100	0.114	0.122		
E1	4.750	5.050	0.187	0.199		
L	0.400	0.800	0.016	0.031		
θ	0°	6°	0°	6°		

- 1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
- BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
 This drawing is subject to change without notice.




TSSOP14 (3)





RECOMMENDED LAND PATTERN (Unit: mm)







Symbol	Dimensions I	n Millimeters	Dimensions In Inches			
	Min	Max	Min	Max		
A (1)		1.200		0.047		
A1	0.050	0.150	0.002	0.006		
A2	0.800	1.050	0.031	0.041		
b	0.190	0.300	0.007	0.012		
С	0.090	0.200	0.004	0.008		
D (1)	4.860	5.100	0.191	0.201		
E (1)	4.300	4.500	0.169	0.177		
E1	6.250	6.550	6.550 0.246			
е	0.650(BSC) (2)	0.026(BSC) (2)			
L	0.500	0.700	0.020	0.028		
Н	0.250(TYP)		0.010(TYP)			
θ	1°	7°	1°	7°		

- 1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
- 2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
- 3. This drawing is subject to change without notice.





SOP8 (3)





RECOMMENDED LAND PATTERN (Unit: mm)







Symbol	Dimensions I	n Millimeters	Dimensions In Inches			
	Min	Мах	Min	Max		
A (1)	1.350	1.750	0.053	0.069		
A1	0.100	0.250	0.004	0.010		
A2	1.350	1.550	0.053	0.061		
b	0.330	0.510	0.013	0.020		
С	0.170	0.250	0.007	0.010		
D (1)	4.800	5.000	0.189	0.197		
e	1.270(BSC) (2)	0.050(BSC) ⁽²⁾			
Е	5.800	6.200	0.228	0.244		
E1 ⁽¹⁾	3.800	4.000	0.150	0.157		
L	0.400	1.270	0.016	0.050		
θ	0°	8°	0°	8°		

- Plastic or metal protrusions of 0.15mm maximum per side are not included.
 BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
 This drawing is subject to change without notice.





SOP14 (3)





RECOMMENDED LAND PATTERN (Unit: mm)






Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
	Min	Max	Min	Max	
A (1)	1.350	1.750	0.053	0.069	
A1	0.100	0.250	0.004	0.010	
A2	1.350	1.350 1.550		0.061	
b	0.310	0.510	0.012	0.020	
С	0.100	0.250	0.004	0.010	
D (1)	8.450	8.850	0.333	0.348	
е	1.270(BSC) (2)	0.050(BSC) ⁽²⁾		
Е	5.800	6.200	0.228	0.244	
E1 ⁽¹⁾	3.800	4.000	0.150	0.157	
L	0.400	1.270	0.016	0.050	
θ	0°	8°	0°	8°	

- 1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
- BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
 This drawing is subject to change without notice.



12 TAPE AND REEL INFORMATION REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3
SOP8	13"	12.4	6.40	5.40	2.10	4.0	8.0	2.0	12.0	Q1
MSOP8	13"	12.4	5.20	3.30	1.50	4.0	8.0	2.0	12.0	Q1
SOP14	13"	16.4	6.60	9.30	2.10	4.0	8.0	2.0	16.0	Q1
TSSOP14	13"	12.4	6.95	5.60	1.20	4.0	8.0	2.0	12.0	Q1
SC70-5	7"	9.5	2.25	2.55	1.20	4.0	4.0	2.0	8.0	Q3

^{1.} All dimensions are nominal.

^{2.} Plastic or metal protrusions of 0.15mm maximum per side are not included.



IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.