2-Bit Bidirectional Voltage-Level Translator for Open-Drain and Push-Pull Application

1 FEATURES

- **Qualified for Automotive Applications**
- **AEC-Q100 Qualified with the Grade 1**
- **No Direction-Control**
- **Data Rates**
  24Mbps (Push-Pull)
  2Mbps (Open-Drain)
- **1.65V to 5.5V on A ports and 2.3V to 5.5V on B Ports ($V_{CCA} \leq V_{CCB}$)**
- **V_{CC} Isolation: If Either V_{CC} is at GND, Both Ports are in the High-Impedance State**
- **No Power-Supply Sequencing Required: Either V_{CCA} or V_{CCB} can be Ramped First**
- **I_{OFF}: Supports Partial-Power-Down Mode Operation**
- **Extended Temperature: -40°C to +125°C**

2 APPLICATIONS

- **Automotive Infotainment**
- **Advance Driver Assistance Systems (ADAS)**
- **Telematics**

3 DESCRIPTIONS

This two-bit non-inverting translator is a bidirectional voltage-level translator and can be used to establish digital switching compatibility between mixed-voltage systems. It uses two separate configurable power-supply rails, with the A ports supporting operating voltages from 1.65V to 5.5V while it tracks the V_{CCA} supply, and the B ports supporting operating voltages from 2.3V to 5.5V while it tracks the V_{CCB} supply. This allows the support of both lower and higher logic signal levels while providing bidirectional translation capabilities between any of the 1.8V, 2.5V, 3.3V and 5V voltage nodes.

When the output-enable (OE) input is low, all I/Os are placed in the high-impedance state, which significantly reduces the power-supply quiescent current consumption. OE has an internal pull-down current source, as long as V_{CCA} is powered.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The RS0102-Q1 is available in Green VSSOP8 packages. It operates over an ambient temperature range of -40°C to +125°C.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS0102-Q1	VSSOP8	2.00mm×2.30mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 FUNCTIONAL BLOCK DIAGRAM



Table of Contents

1 FEATURES 1
2 APPLICATIONS 1
3 DESCRIPTIONS 1
4 FUNCTIONAL BLOCK DIAGRAM 2
5 REVISION HISTORY 4
6 PACKAGE/ORDERING INFORMATION (1) 5
7 PIN CONFIGURATIONS 6
8 SPECIFICATIONS 7
8.1 Absolute Maximum Ratings 7
8.2 ESD Ratings 7
8.3 Recommended Operating Conditions 8
8.4 Electrical Characteristics 9
8.5 Timing Requirements 10
8.5.1 V_{CCA}=1.8V±0.15 V 10
8.5.2 V_{CCA}=2.5V±0.15 V 10
8.5.3 V_{CCA}=3.3V±0.15 V 10
8.5.4 V_{CCA}=5V±0.15 V 10
8.6 Switching Characteristics: V_{CCA}=1.8V ± 0.15V 11
8.7 Switching Characteristics: V_{CCA}=2.5V ± 0.15V 12
8.8 Switching Characteristics: V_{CCA}=3.3V ± 0.3V 13
8.9 Switching Characteristics: V_{CCA}=5.0V ± 0.35V 14
8.10 Typical Characteristics 15
9 PARAMETER MEASUREMENT INFORMATION 18
10 FEATURE DESCRIPTION 20
10.1 Overview 20
10.2 Architecture 20
10.3 Input Driver Requirements 20
10.4 Output Load Considerations 21
10.5 Enable and Disable 21
10.6 Pullup or Pulldown Resistors on I/O Lines 21
11 APPLICATION AND IMPLEMENTATION 22
11.1 Application Information 22
11.2 Typical Application 22
12 PACKAGE OUTLINE DIMENSIONS 23
13 TAPE AND REEL INFORMATION 24

5 REVISION HISTORY

Note: Page numbers for previous revisions may different from page numbers in the current version.

VERSION	Change Date	Change Item
A.0	2023/11/13	Preliminary version completed
A.0.1	2023/12/20	Update Extended Temperature: -40°C to +125°C
A.0.2	2024/03/06	Modify packaging naming
A.1	2024/05/21	Initial version completed

6 PACKAGE/ORDERING INFORMATION (1)

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	Lead finish/Ball material (2)	MSL Peak Temp (3)	PACKAGE MARKING (4)	PACKAGE OPTION
RS0102-Q1	RS0102XVS8-Q1	-40°C ~+125°C	VSSOP8	NIPDAUAG	MSL1-260°-Unlimited	0102	Tape and Reel,3000

NOTE:

(1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.

(2) Lead finish/Ball material. Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(3) MSL Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

7 PIN CONFIGURATIONS



PIN DESCRIPTION

PIN	NAME	TYPE (1)	FUNCTION
VSSOP8			
1	B2	I/O	Input/output B2. Reference to V_{CCB}.
2	GND	–	Ground.
3	V_{CCA}	P	A Port Supply Voltage.1.65V ≤ V_{CCA} ≤ 5.5V and V_{CCA} ≤ V_{CCB}
4	A2	I/O	Input/output A2. Reference to V_{CCA}.
5	A1	I/O	Input/output A1. Reference to V_{CCA}.
6	OE	I	Output Enable (Active High). Pull OE low to place all outputs in 3-state mode. Referenced to V_{CCA}.
7	V_{CCB}	P	B Ports Supply Voltage.2.3V ≤ V_{CCB} ≤ 5.5V.
8	B1	I/O	Input/output B1. Reference to V_{CCB}.

(1) I=input, O=output, I/O=input and output, P=power.

8 SPECIFICATIONS

8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

SYMBOL	PARAMETER		MIN	MAX	UNIT
V_{CCA}	Supply Voltage Range		-0.3	6.0	V
V_{CCB}	Supply Voltage Range		-0.3	6.0	V
V_I(2)	Input Voltage Range	A port	-0.3	6.0	V
		B port	-0.3	6.0	
V_O(2)	Voltage range applied to any output in the high-impedance or power-off state	A port	-0.3	6.0	V
		B port	-0.3	6.0	
V_O(2)(3)	Voltage range applied to any output in the high or low state	A port	-0.3	V_{CCA}+0.3	V
		B port	-0.3	V_{CCB}+0.3	
I_{IK}	Input clamp current	V_I<0		-50	mA
I_{OK}	Output clamp current	Vo<0		-50	mA
I_O	Continuous output current			±50	mA
	Continuous current through V_{CCA}, V_{CCB} or GND			±100	mA
θ_{JA}	Package thermal impedance (4)	VSSOP8		205	K/W
T_J	Junction Temperature (5)		-40	150	°C
T_{stg}	Storage temperature		-65	+150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.
(4) The package thermal impedance is calculated in accordance with JESD-51.
(5) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-Body Model (HBM), per AEC Q100-002 (1)	±2000	V
		Charged-Device Model (CDM), per AEC Q100-011	±1000	
		Latch-Up (LU), per AEC Q100-004	±150	mA

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.3 Recommended Operating Conditions

V_{CCI} is the supply voltage associated with the input port. V_{CCO} is the supply voltage associated with the output port.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNIT
Supply voltage (1)	V_{CCA}		1.65		5.5	V
	V_{CCB}		2.3		5.5	
High-level input voltage (V_{IH})	A-port I/Os	V_{CCA} = 1.65 V to 1.95 V V_{CCB} = 2.3 V to 5.5 V	V_{CCI} – 0.2		V_{CCI}	V
		V_{CCA} = 2.3 V to 5.5 V V_{CCB} = 2.3 V to 5.5 V	V_{CCI} – 0.4		V_{CCI}	V
	B-port I/Os	V_{CCA} = 1.65 V to 5.5 V V_{CCB} = 2.3 V to 5.5 V	V_{CCI} – 0.4		V_{CCI}	V
	OE input	V_{CCA} = 1.65 V to 5.5 V V_{CCB} = 2.3 V to 5.5 V	V_{CCA} × 0.8		5.5	V
Low-level input voltage (V_{IL})	A-port I/Os	V_{CCA} = 1.65 V to 5.5 V V_{CCB} = 2.3 V to 5.5 V	0		0.15	V
	B-port I/Os	V_{CCA} = 1.65 V to 5.5 V V_{CCB} = 2.3 V to 5.5 V	0		0.15	V
	OE input	V_{CCA} = 1.65 V to 5.5 V V_{CCB} = 2.3 V to 5.5 V	0		V_{CCA} × 0.25	V
Input transition rise or fall rate(Δt/Δv)		A-port I/Os push-pull driving			10	ns/V
		B-port I/Os push-pull driving			10	ns/V
		Control input			10	ns/V
T_A Operating free-air temperature			-40		125	°C

(1) V_{CCA} must be less than or equal to V_{CCB}.
(2) The maximum V_{IL} value is provided to ensure that a valid V_{OL} is maintained. The V_{OL} value is V_{IL} plus the voltage drop across the pass gate transistor.

8.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (1) (2) (3)

PARAMETER		CONDITIONS	V_{CCA}	V_{CCB}	TEMP	MIN(4)	TYP(5)	MAX(4)	UNITS
V_{OHA}	Port A output high voltage	I_{OH} = −20 μA $V_{IB} \geq V_{CCB}$ − 0.4V	1.65V to 5.5V	2.3V to 5.5V	Full	V_{CCA} × 0.7		5.5	V
V_{OLA}	Port A output low voltage	I_{OL} = 1mA $V_{IB} \leq$ 0.15 V	1.65V to 5.5V	2.3V to 5.5V	Full			0.3	
V_{OHB}	Port B output high voltage	I_{OH} = −20 μA $V_{IA} \geq V_{CCA}$ − 0.2 V	1.65V to 5.5V	2.3V to 5.5V	Full	V_{CCB} × 0.7			
V_{OLB}	Port B output low voltage	I_{OL} = 1mA $V_{IA} \leq$ 0.15 V	1.65V to 5.5V	2.3V to 5.5V	Full			0.3	
I_I	Input leakage current	OE	1.65V to 5.5V	2.3V to 5.5V	+25°C			±1	μA
					Full			±1.5	
I_{off}	Partial power down current	A Ports	0V	0V to 5.5V	+25°C			±0.5	μA
					Full			±1	
		B Ports	0V to 5.5V	0V	+25°C			±0.5	μA
					Full			±1	
I_{OZ}(6)	High-impedance State output current	A or B port OE=0V	1.65V to 5.5V	2.3V to 5.5V	+25°C			±0.5	μA
					Full			±1	
I_{CCA}	V_{CCA} supply current	$V_I = V_O$ = open I_O = 0	1.65V to V_{CCB}	2.3V to 5.5V	Full			2.5	μA
			5.5V	0V	Full			2.5	
			0V	5.5V	Full			-1	
I_{CCB}	V_{CCB} supply current	$V_I = V_O$ = open I_O = 0	1.65V to V_{CCB}	2.3V to 5.5V	Full			10	μA
			5.5V	0V	Full			-1	
			0V	5.5V	Full			1	
I_{CCA} + I_{CCB}	Combined supply current	$V_I = V_O$ = open I_O = 0	1.65V to V_{CCB}	2.3V to 5.5V	Full			13	μA
I_{CCZA}	V_{CCA} supply current	$V_I = V_{CCI}$ or 0V I_O = 0, OE=0V	1.65V to V_{CCB}	2.3V to 5.5V	Full			1	μA
I_{CCZB}	V_{CCB} supply current	$V_I = V_{CCI}$ or 0V I_O = 0, OE=0V	2.3V to 5.5V	2.3V to 5.5V	Full			1	μA
C_I	Input capacitance	OE	3.3V	3.3V	+25°C		2.5		pF
C_{IO}	Input-to-output internal capacitance	A port	3.3V	3.3V	+25°C		5		pF
		B port	3.3V	3.3V	+25°C		5		

(1) V_{CCI} is the V_{CC} associated with the input port.
(2) V_{CCO} is the V_{CC} associated with the output port
(3) V_{CCA} must be less than or equal to V_{CCB}.
(4) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
(5) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.
(6) For I/O ports, the parameter I_{OZ} includes the input leakage current.

8.5 Timing Requirements

8.5.1 V_{CCA}=1.8V±0.15 V

		V_{CCB}=2.5V ±0.2V	V_{CCB}=3.3V ±0.2V	V_{CCB}=5V ±0.2V	UNIT
		TYP	TYP	TYP	
Data rate	Push-pull driving	21	22	24	Mbps
	Open-drain driving	2	2	2	
Pulse duration(t_w)	Push-pull driving (data inputs)	47	45	41	ns
	Open-drain driving (data inputs)	500	500	500	

8.5.2 V_{CCA}=2.5V±0.15 V

		V_{CCB}=2.5V ±0.2V	V_{CCB}=3.3V ±0.2V	V_{CCB}=5V ±0.2V	UNIT
		TYP	TYP	TYP	
Data rate	Push-pull driving	20	22	24	Mbps
	Open-drain driving	2	2	2	
Pulse duration(t_w)	Push-pull driving (data inputs)	50	45	41	ns
	Open-drain driving (data inputs)	500	500	500	

8.5.3 V_{CCA}=3.3V±0.15 V

		V_{CCB}=3.3V ±0.2V	V_{CCB}=5V ±0.2V	UNIT
		TYP	TYP	
Data rate	Push-pull driving	23	24	Mbps
	Open-drain driving	2	2	
Pulse duration(t_w)	Push-pull driving (data inputs)	43	41	ns
	Open-drain driving (data inputs)	500	500	

8.5.4 V_{CCA}=5V±0.15 V

		V_{CCB}=5V ±0.2V	UNIT
		TYP	
Data rate	Push-pull driving	24	Mbps
	Open-drain driving	2	
Pulse duration(t_w)	Push-pull driving (data inputs)	41	ns
	Open-drain driving (data inputs)	500	

8.6 Switching Characteristics: V_{CCA}=1.8V ± 0.15V

over recommended operating free-air temperature range (unless otherwise noted) (1)

PARAMETER		CONDITIONS		V_{CCB}=2.5V±0.2V			V_{CCB}=3.3V±0.2V			V_{CCB}=5V±0.2V			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
t_{PHL}	Propagation delay time high-to-low output	A-to-B	Push-pull driving	1.2		3.8	1.5		4.7	2.2		6.8	ns
			Open-drain driving	13		39.2	13.2		39.6	13.3		40	
t_{PLH}	Propagation delay time low-to-high output	A-to-B	Push-pull driving	2.1		6.3	1.8		5.6	1.8		5.4	ns
			Open-drain driving	110		332	91.5		275	71.5		215	
t_{PHL}	Propagation delay time high-to-low output	B-to-A	Push-pull driving	1.0		3.2	1.0		3.0	1.1		3.3	ns
			Open-drain driving	13		39.2	13		39.2	13.1		39.3	
t_{PLH}	Propagation delay time low-to-high output	B-to-A	Push-pull driving	0.9		2.7	0.8		2.4	0.7		2.3	ns
			Open-drain driving	86.5		260	44.5		134	33		99	
t_{en}	Enable time	OE-to-A or B		12.5		37.5	10.5		31.5	9.5		28.5	ns
t_{dis}	Disable time	OE-to-A or B		625		1875	625		1875	625		1875	ns
t_{rA}	Input rise time	A port rise time	Push-pull driving	3.4		10.4	3.0		9.2	2.8		8.4	ns
			Open-drain driving	59		177	19.5		58.5	6.5		19.5	
t_{rB}	Input rise time	B port rise time	Push-pull driving	2.9		8.7	2.4		7.2	2.0		6.2	ns
			Open-drain driving	83		249	63.5		191	37.5		113	
t_{fA}	Input fall time	A port fall time	Push-pull driving	1.5		4.5	1.4		4.2	1.3		4.1	ns
			Open-drain driving	0.9		2.9	0.8		2.6	0.8		2.4	
t_{fB}	Input fall time	B port fall time	Push-pull driving	2.4		7.2	3.1		9.3	4.2		12.6	ns
			Open-drain driving	1.1		3.5	1.2		3.6	1.4		4.2	
$t_{SK(O)}$	Skew(time), output	Channel-to-Channel Skew				0.8			0.8			0.8	ns
Maximum data rata		Push-pull driving			21			22			24		Mbps
		Open-drain driving			2			2			2		

(1) This parameter is ensured by design and/or characterization and is not tested in production.

8.7 Switching Characteristics: V_{CCA}=2.5V ± 0.15V

over recommended operating free-air temperature range (unless otherwise noted) (1)

PARAMETER		CONDITIONS		V_{CCB}=2.5V±0.2V			V_{CCB}=3.3V±0.2V			V_{CCB}=5V±0.2V			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
t_{PHL}	Propagation delay time high-to-low output	A-to-B	Push-pull driving	1.4		4.2	1.7		5.1	2.5		7.5	ns
			Open-drain driving	13.1		39.5	13.2		39.8	13.3		40	
t_{PLH}	Propagation delay time low-to-high output	A-to-B	Push-pull driving	1.3		4.1	1.2		3.8	1.2		3.6	ns
			Open-drain driving	99		297	84.5		254	65.5		197	
t_{PHL}	Propagation delay time high-to-low output	B-to-A	Push-pull driving	1.2		3.8	1.2		3.6	1.2		3.8	ns
			Open-drain driving	13.2		39.6	13.2		39.8	13.3		40	
t_{PLH}	Propagation delay time low-to-high output	B-to-A	Push-pull driving	1.0		3.2	1.0		3.0	0.9		2.9	ns
			Open-drain driving	98		294	69		207	31.5		94.5	
t_{en}	Enable time	OE-to-A or B		12		36	10		30	8.5		25.5	ns
t_{dis}	Disable time	OE-to-A or B		625		1875	625		1875	625		1875	ns
t_{rA}	Input rise time	A port rise time	Push-pull driving	1.7		5.1	1.4		4.4	1.3		4.1	ns
			Open-drain driving	78		234	46		138	6.5		19.5	
t_{rB}	Input rise time	B port rise time	Push-pull driving	2.3		7.1	1.7		5.3	1.3		4.1	ns
			Open-drain driving	80		240	62		186	40.5		122	
t_{fA}	Input fall time	A port fall time	Push-pull driving	2.5		7.7	2.6		7.8	2.5		7.5	ns
			Open-drain driving	1.0		3.2	1.0		3.0	0.9		2.7	
t_{fB}	Input fall time	B port fall time	Push-pull driving	2.5		7.5	3.2		9.6	4.3		13.1	ns
			Open-drain driving	1.0		3.0	1.1		3.3	1.4		4.2	
$t_{SK(O)}$	Skew(time), output	Channel-to-channel skew				0.8			0.8			0.8	ns
Maximum data rata		Push-pull driving			20			22			24		Mbps
		Open-drain driving			2			2			2		

(1) This parameter is ensured by design and/or characterization and is not tested in production.

8.8 Switching Characteristics: V_{CCA}=3.3V ± 0.3V

over recommended operating free-air temperature range (unless otherwise noted) (1)

PARAMETER		CONDITIONS		V_{CCB}=3.3V±0.2V			V_{CCB}=5V±0.2V			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
t_{PHL}	Propagation delay time high-to-low output	A-to-B	Push-pull driving	1.8		5.4	2.5		7.7	ns
			Open-drain driving	13.2		39.6	13.3		40	
t_{PLH}	Propagation delay time low-to-high output	A-to-B	Push-pull driving	1.1		3.5	1.0		3.2	ns
			Open-drain driving	77.5		232.5	54.5		163.5	
t_{PHL}	Propagation delay time high-to-low output	B-to-A	Push-pull driving	1.5		4.7	1.6		5	ns
			Open-drain driving	13.2		39.8	13.3		40.1	
t_{PLH}	Propagation delay time low-to-high output	B-to-A	Push-pull driving	0.9		2.9	0.9		2.7	ns
			Open-drain driving	79		237	43.5		130.5	
t_{en}	Enable time	OE-to-A or B		9.5		28.5	7.5		22.5	ns
t_{dis}	Disable time	OE-to-A or B		625		1875	625		1875	ns
t_{rA}	Input rise time	A port rise time	Push-pull driving	1.1		3.5	1.0		3.2	ns
			Open-drain driving	58.5		175.5	24		72	
t_{rB}	Input rise time	B port rise time	Push-pull driving	1.5		4.5	1.2		3.6	ns
			Open-drain driving	58.5		175.5	37.5		112.5	
t_{fA}	Input fall time	A port fall time	Push-pull driving	4.0		12	3.8		11.4	ns
			Open-drain driving	1.1		3.3	1.0		3.2	
t_{fB}	Input fall time	B port fall time	Push-pull driving	4.1		12.3	5.4		16.2	ns
			Open-drain driving	1.0		3.2	1.2		3.6	
$t_{SK(O)}$	Skew(time), output	Channel-to-channel skew				0.8			0.8	ns
Maximum data rata		Push-pull driving			23			24		Mbps
		Open-drain driving			2			2		

(1) This parameter is ensured by design and/or characterization and is not tested in production.

8.9 Switching Characteristics: V_{CCA}=5.0V ± 0.35V

over recommended operating free-air temperature range (unless otherwise noted) (1)

PARAMETER		CONDITIONS		V_{CCB}=5V±0.2V			UNIT
				MIN	TYP	MAX	
t_{PHL}	Propagation delay time high-to-low output	A-to-B	Push-pull driving	2.8		8.4	ns
			Open-drain driving	13.4		40.2	
t_{PLH}	Propagation delay time low-to-high output	A-to-B	Push-pull driving	1.0		3.0	ns
			Open-drain driving	77.5		232.5	
t_{PHL}	Propagation delay time high-to-low output	B-to-A	Push-pull driving	2.9		8.7	ns
			Open-drain driving	13.7		41.3	
t_{PLH}	Propagation delay time low-to-high output	B-to-A	Push-pull driving	0.9		2.7	ns
			Open-drain driving	80		240	
t_{en}	Enable time	OE-to-A or B		8.5		25.5	ns
t_{dis}	Disable time	OE-to-A or B		625		1875	ns
t_{rA}	Input rise time	A port rise time	Push-pull driving	0.9		2.9	ns
			Open-drain driving	52.5		157.5	
t_{rB}	Input rise time	B port rise time	Push-pull driving	1.1		3.5	ns
			Open-drain driving	47.5		142.5	
t_{fA}	Input fall time	A port fall time	Push-pull driving	4.5		13.5	ns
			Open-drain driving	1.3		3.9	
t_{fB}	Input fall time	B port fall time	Push-pull driving	4.4		13.4	ns
			Open-drain driving	1.2		3.8	
$t_{SK(O)}$	Skew(time), output	Channel-to-channel skew				0.8	ns
Maximum data rata		Push-pull driving			24		Mbps
		Open-drain driving			2		

(1) This parameter is ensured by design and/or characterization and is not tested in production.

8.10 Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.



Figure1：Low-Level Output Voltage vs Low-Level Current



Figure2：Low-Level Output Voltage vs Low-Level Current



Figure3: Low-Level Output Voltage vs Low-Level Current



Figure4：Low-Level Output Voltage vs Low-Level Current



Figure5：Low-Level Output Voltage vs Low-Level Current



Figure6: Low-Level Output Voltage vs Low-Level Current

Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.



Figure7：Low-Level Output Voltage vs Low-Level Current



Figure8：Low-Level Output Voltage vs Low-Level Current



Figure9: Low-Level Output Voltage vs Low-Level Current



Figure10：Low-Level Output Voltage vs Low-Level Current



Figure11：Low-Level Output Voltage vs Low-Level Current



Figure12: Low-Level Output Voltage vs Low-Level Current

Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.



Figure13：Low-Level Output Voltage vs Low-Level Current



Figure14：Low-Level Output Voltage vs Low-Level Current



Figure15: Low-level Output Voltage vs Low-Level Current

9 PARAMETER MEASUREMENT INFORMATION

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- PRR 10 MHz
- Z_O = 50 Ω
- dv/dt ≥ 1 V/ns

Note: All input pulses are measured one at a time, with one transition per measurement.



Figure 16. Data Rate, Pulse Duration, Propagation Delay, Output Rise And Fall Time Measurement Using A Push-Pull Driver



Figure 17. Data Rate, Pulse Duration, Propagation Delay, Output Rise And Fall Time Measurement Using An Open-Drain Driver



Figure 18. Load Circuit For Enable/Disable Time Measurement

Table 1. Switch Configuration For Enable/Disable Timing

TEST	S1
t_{PZL}(1), t_{PLZ}(2)	2 × V_{CCO}
t_{PHZL}(1), t_{PZH}(2)	Open

(1) t_{PZL} and t_{PZH} are the same as t_{en}.
(2) t_{PLZ} and t_{PHZ} are the same as t_{dis}.



(1) All input pulses are measured one at a time, with one transition per measurement.

Figure 19. Voltage Waveforms Pulse Duration



Figure 20. Voltage Waveforms Propagation Delay Times



A. Waveform 1 is for an output with internal such that the output is high, except when OE is high.
B. Waveform 2 is for an output with conditions such that the output is low, except when OE is high.

Figure 21. Voltage Waveforms Enable and Disable

10 FEATURE DESCRIPTION

10.1 Overview

The RS0102-Q1 device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.65 V to 5.5 V, while the B port can accept I/O voltages from 2.3 V to 5.5 V. The device is a pass-gate architecture with edge-rate accelerators (one-shots) to improve the overall data rate. 10-kΩ pullup resistors, commonly used in open-drain applications, have been conveniently integrated so that an external resistor is not needed. While this device is designed for open-drain applications, the device can also translate push-pull CMOS logic outputs.

10.2 Architecture

The RS0102-Q1 architecture (see Figure 22) is an auto-direction-sensing based translator that does not require a direction-control signal to control the direction of data flow from A to B or from B to A. These two bidirectional channels independently determine the direction of data flow without a direction-control signal. Each I/O pin can be automatically reconfigured as either an input or an output, which is how this auto-direction feature is realized.



Figure 22. Architecture of a RS0102-Q1 Cell

The RS0102-Q1 employs two key circuits to enable this voltage translation:
1) An N-channel pass-gate transistor topology that ties the A-port to the B-port
2) Output one-shot (O.S.) edge-rate accelerator circuitry to detect and accelerate rising edges on the A or B Ports.

10.3 Input Driver Requirements

The continuous dc-current "sinking" capability is determined by the external system-level open-drain (or push - pull) drivers that are interfaced to the RS0102-Q1 I/O pins. Since the high bandwidth of these bidirectional I/O circuits is used to facilitate this fast change from an input to an output and an output to an input, they have a modest dc-current "sourcing" capability of hundreds of micro-Amps, as determined by the internal 10-kΩ pullup resistors.

The fall time (t_{fA}, t_{fB}) of a signal depends on the edge-rate and output impedance of the external device driving RS0102-Q1 data I/Os, as well as the capacitive loading on the data lines.

Similarly, the t_{PHL} and max data rates also depend on the output impedance of the external driver. The values for t_{fA}, t_{fB}, t_{PHL} and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50 Ω.

Feature Description

10.4 Output Load Considerations

We recommend careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper O.S. triggering takes place. PCB signal trace-lengths should be kept short enough such that the round-trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 30 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic ICC, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the RS0102-Q1 device output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

10.5 Enable and Disable

The RS0102-Q1 device has an OE input that is used to disable the device by setting OE low, which places all I/Os in the Hi-Z state. The disable time (t_{dis}) indicates the delay between the time when OE goes low and when the outputs are disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

10.6 Pullup or Pulldown Resistors on I/O Lines

Each A-port I/O has an internal 10-kΩ pullup resistor to V_{CCA}, and each B-port I/O has an internal 10-kΩ pullup resistor to V_{CCB}. If a smaller value of pullup resistor is required, an external resistor must be added from the I/O to V_{CCA} or V_{CCB} (in parallel with the internal 10-kΩ resistors). Adding lower value pull-up resistors will affect V_{OL} levels, however. The internal pull-ups of the RS0102-Q1 are disabled when the OE pin is low.

11 APPLICATION AND IMPLEMENTATION

Information in the following applications sections is not part of the RUNIC component specification, and RUNIC does not warrant its accuracy or completeness. RUNIC's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

The RS0102-Q1 device can be used to bridge the digital-switching compatibility gap between two voltage nodes to successfully interface logic threshold levels found in electronic systems. It should be used in a point-to-point topology for interfacing devices or systems operating at different interface voltages with one another. Its primary target application use is for interfacing with open-drain drivers on the data I/Os such as I^2C or 1-wire, where the data is bidirectional and no control signal is available. The device can also be used in applications where a push-pull driver is connected to the data I/Os, but the RS0102-Q1 might be a better option for such push-pull applications.

11.2 Typical Application



Figure 23. Typical Application Circuit

12 PACKAGE OUTLINE DIMENSIONS

VSSOP8 (3)



RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A (1)		1.000		0.039
A1	0.000	0.150	0.000	0.006
A2	0.600	0.850	0.023	0.034
b	0.170	0.270	0.007	0.010
c	0.080	0.230	0.003	0.009
D (1)	1.900	2.100	0.075	0.083
e	0.500 (BSC) (2)		0.020 (BSC) (2)	
E (1)	2.200	2.400	0.087	0.095
E1	3.000	3.200	0.118	0.126
L	0.150	0.400	0.006	0.016
L1	0.400 (BSC) (2)		0.016 (BSC) (2)	
Z	0.100	0.400	0.004	0.016
θ	0°	8°	0°	8°

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.

13 TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
VSSOP8	7''	9.5	2.25	3.35	1.40	4.0	4.0	2.0	8.0	Q3

NOTE:
1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.