

# RS1G79 Single Positive-Edge-Triggered D-Type Flip-Flop

## 1 FEATURES

- **Operating Voltage Range: 1.65V to 5.5V**
- **Low Power Consumption: 10 $\mu$ A (Max)**
- **Operating Temperature Range: -40°C to +125°C**
- **Inputs Accept Voltage to 5.5V**
- **High Output Drive:  $\pm$ 24mA at V<sub>CC</sub>=3.0V**
- **I<sub>off</sub> Supports Live Insertion, Partial-Power Down Mode, and Back-Drive Protection**
- **Micro SIZE PACKAGES: SOT23-5, SC70-5**

## 2 APPLICATIONS

- **Network Switch**
- **Telecom Infrastructure**
- **Servers**
- **I/O Expanders**
- **LED Displays**

## 3 DESCRIPTIONS

The RS1G79 single positive-edge-triggered D-type flip-flop is designed for 1.65V to 5.5V V<sub>CC</sub> operation.

When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the level at the output.

The RS1G79 is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

This device available in Green SOT23-5 and SC70-5 packages. It operates over an ambient temperature range of -40°C to +125°C.

### Device Information <sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS1G79	SOT23-5	2.92mm×1.60mm
	SC70-5	2.10mm×1.25mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Table of Contents

<b>1 FEATURES</b> .....	1
<b>2 APPLICATIONS</b> .....	1
<b>3 DESCRIPTIONS</b> .....	1
<b>4 Revision History</b> .....	3
<b>5 PACKAGE/ORDERING INFORMATION</b> <sup>(1)</sup> .....	4
<b>6 PIN CONFIGURATIONS</b> .....	5
6.1 PIN DESCRIPTION.....	5
6.2 FUNCTION TABLE .....	5
<b>7 SPECIFICATIONS</b> .....	6
7.1 Absolute Maximum Ratings <sup>(1)</sup> .....	6
7.2 ESD Ratings .....	6
<b>8 ELECTRICAL CHARACTERISTICS</b> .....	7
8.1 Recommended Operating Conditions.....	7
8.2 DC Characteristics .....	8
8.3 Timing Requirements <sup>(1)</sup> .....	9
8.4 Switching Characteristics.....	9
8.5 Operating Characteristics .....	9
<b>9 Parameter Measurement Information</b> .....	10
<b>10 Detailed Description</b> .....	11
10.1 Overview .....	11
10.2 Functional Block Diagram .....	11
<b>11 Application and Implementation</b> .....	12
11.1 Application Information.....	12
11.2 Typical Application .....	12
11.2.1 Design Requirements .....	12
11.2.2 Detailed Design Procedure .....	12
<b>12 Power Supply Recommendations</b> .....	12
<b>13 Layout</b> .....	13
13.1 Layout Guidelines .....	13
13.2 Layout Example .....	13
<b>14 PACKAGE OUTLINE DIMENSIONS</b> .....	14
<b>15 TAPE AND REEL INFORMATION</b> .....	16

## 4 Revision History

Note: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Version</b>	<b>Change Date</b>	<b>Change Item</b>
A.1	2023/09/01	Initial version completed
A.1.1	2024/02/28	Modify packaging naming


**5 PACKAGE/ORDERING INFORMATION <sup>(1)</sup>**

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	PACKAGE MARKING <sup>(2)</sup>	MSL <sup>(3)</sup>	PACKAGE OPTION
RS1G79	RS1G79XF5	-40°C ~+125°C	SOT23-5	1G79	MSL3	Tape and Reel,3000
	RS1G79XC5	-40°C ~+125°C	SC70-5 <sup>(4)</sup>	1G79	MSL3	Tape and Reel,3000

**NOTE:**

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.
- (3) MSL, The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications.
- (4) Equivalent to SOT353.

## 6 PIN CONFIGURATIONS



### 6.1 PIN DESCRIPTION

PIN	NAME	I/O TYPE <sup>(1)</sup>	FUNCTION
<b>SOT23-5/SC70-5</b>			
1	D	I	Date Input
2	CP	I	Clock Input
3	GND	-	Ground
4	Q	O	Output
5	V <sub>cc</sub>	P	Supply Voltage

(1) I=input, O=output, P=power.

### 6.2 FUNCTION TABLE

INPUTS		OUTPUT
CP	D	Q
↑	H	H
↑	L	L
L	X	Q <sub>0</sub>

(1) H=High Voltage Level  
 L=Low Voltage Level  
 X=Don't Care

## 7 SPECIFICATIONS

### 7.1 Absolute Maximum Ratings <sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted) <sup>(1) (2)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	-0.5	6.5	V
V <sub>I</sub>	Input voltage range <sup>(2)</sup>	-0.5	6.5	V
V <sub>O</sub>	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>	-0.5	6.5	V
V <sub>O</sub>	Voltage range applied to any output in the high or low state <sup>(2) (3)</sup>	-0.5	V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> <0	-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> <0	-50	mA
I <sub>O</sub>	Continuous output current		±50	mA
	Continuous current through V <sub>CC</sub> or GND		±100	mA
θ <sub>JA</sub>	Package thermal impedance <sup>(4)</sup>	SOT23-5	230	°C/W
		SC70-5	380	
T <sub>J</sub>	Junction temperature <sup>(5)</sup>	-65	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V<sub>CC</sub> is provided in the Recommended Operating Conditions table.
- (4) The package thermal impedance is calculated in accordance with JESD-51.
- (5) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, R<sub>θJA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub> - T<sub>A</sub>) / R<sub>θJA</sub>. All numbers apply for packages soldered directly onto a PCB.

### 7.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), MIL-STD-883K METHOD 3015.9	±2000
		Charged-device model (CDM), ANSI/ESDA/JEDEC JS-002-2018	±1000
		Machine model (MM), JESD22-A115C (2010)	±200



#### ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 8 ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (TYP values are at  $T_A = +25^\circ\text{C}$ , Full= $-40^\circ\text{C}$  to  $125^\circ\text{C}$ , unless otherwise noted.) <sup>(1)</sup>

### 8.1 Recommended Operating Conditions

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
Supply voltage	$V_{CC}$	Operating	1.65	5.5	V
High-level input voltage	$V_{IH}$	$V_{CC}=1.65\text{V to }1.95\text{V}$	$0.75 \times V_{CC}$		V
		$V_{CC}=2.3\text{V to }2.7\text{V}$	1.7		
		$V_{CC}=3\text{V to }3.6\text{V}$	2		
		$V_{CC}=4.5\text{V to }5.5\text{V}$	$0.7 \times V_{CC}$		
Low-level input voltage	$V_{IL}$	$V_{CC}=1.65\text{V to }1.95\text{V}$		$0.25 \times V_{CC}$	V
		$V_{CC}=2.3\text{V to }2.7\text{V}$		0.7	
		$V_{CC}=3\text{V to }3.6\text{V}$		0.8	
		$V_{CC}=4.5\text{V to }5.5\text{V}$		$0.3 \times V_{CC}$	
Input voltage	$V_I$		0	5.5	V
Output voltage	$V_O$		0	$V_{CC}$	V
High-level output current	$I_{OH}$	$V_{CC}=1.65\text{V}$		-4	mA
		$V_{CC}=2.3\text{V}$		-8	
		$V_{CC}=3\text{V}$		-16	
		$V_{CC}=4.5\text{V}$		-32	
Low-level output current	$I_{OL}$	$V_{CC}=1.65\text{V}$		4	mA
		$V_{CC}=2.3\text{V}$		8	
		$V_{CC}=3\text{V}$		16	
		$V_{CC}=4.5\text{V}$		32	
Input transition rise or fall	$\Delta t / \Delta v$	$V_{CC}=1.8\text{V} \pm 0.15\text{V}, 2.5\text{V} \pm 0.2\text{V}$		20	ns/V
		$V_{CC}=3.3\text{V} \pm 0.3\text{V}$		10	
		$V_{CC}=5\text{V} \pm 0.5\text{V}$		5	
Operating temperature	$T_A$		-40	125	$^\circ\text{C}$

(1) All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation.

**8.2 DC Characteristics**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	TEMP	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100μA	1.65V to 5.5V	Full	V <sub>CC</sub> -0.1			V
		I <sub>OH</sub> = -4mA	1.65V		1.2			
		I <sub>OH</sub> = -8mA	2.3V		1.9			
		I <sub>OH</sub> = -16mA	3V		2.4			
		I <sub>OH</sub> = -24mA			2.3			
		I <sub>OH</sub> = -32mA	4.5V		3.8			
V <sub>OL</sub>		I <sub>OL</sub> = 100μA	1.65V to 5.5V	Full			0.1	V
		I <sub>OL</sub> = 4mA	1.65V				0.45	
		I <sub>OL</sub> = 8mA	2.3V				0.3	
		I <sub>OL</sub> = 16mA	3V				0.4	
		I <sub>OL</sub> = 24mA					0.55	
		I <sub>OL</sub> = 32mA	4.5V				0.55	
I <sub>i</sub>	All inputs	V <sub>I</sub> =5.5V or GND	0V to 5.5V	+25°C		±0.1	±1	μA
				Full			±5	
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> =5.5V	0	+25°C		±0.1	±1	μA
				Full			±10	
I <sub>CC</sub>		V <sub>I</sub> =5.5V or GND, I <sub>O</sub> =0	1.65V to 5.5V	+25°C		0.1	1	μA
				Full			10	
ΔI <sub>CC</sub>		One input at V <sub>CC</sub> -0.6V, Other inputs at V <sub>CC</sub> or GND	3V to 5.5V	Full			500	μA
C <sub>i</sub> (Input Capacitance)		V <sub>I</sub> = V <sub>CC</sub> or GND	3.3V	+25°C		4		pF

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.



### 8.3 Timing Requirements <sup>(1)</sup>

over recommended operating free-air temperature range ( $T_A = +25^\circ\text{C}$ , unless otherwise noted) <sup>(1)</sup>

PARAMETER		$V_{CC}=1.8V\pm 0.15V$		$V_{CC}=2.5V\pm 0.2V$		$V_{CC}=3.3V\pm 0.3V$		$V_{CC}=5V\pm 0.5V$		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency		30		65		100		155	MHz
$t_w$	Pulse duration, CLK high or low	8		4		3		2		ns
$t_{\text{su}}$	Setup time before CLK $\uparrow$	Data high	8	4	3	1				
		Data low	8	4	3	1				
$t_h$	Hold time, data after CLK $\uparrow$	1		1		1		1		

(1) This parameter is ensured by design and/or characterization and is not tested in production.

### 8.4 Switching Characteristics

over recommended operating free-air temperature range ( $T_A = +25^\circ\text{C}$ , unless otherwise noted) <sup>(1)</sup>

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		TEMP	MIN	TYP	MAX	UNIT
$f_{\text{max}}$								155	MHz
$t_{\text{pd}}$	CP	Q	$V_{CC}=1.8V\pm 0.15V$	$C_L=30\text{pF}, R_L=1\text{k}\Omega$	FULL	6	25	40	ns
			$V_{CC}=2V\pm 0.15V$	$C_L=30\text{pF}, R_L=1\text{k}\Omega$	FULL	4.8	20	32.5	
			$V_{CC}=2.5V\pm 0.2V$	$C_L=30\text{pF}, R_L=500\Omega$	FULL	3	11.5	19	
			$V_{CC}=3.3V\pm 0.3V$	$C_L=50\text{pF}, R_L=500\Omega$	FULL	2.6	9	14.5	
			$V_{CC}=5V\pm 0.5V$	$C_L=50\text{pF}, R_L=500\Omega$	FULL	1.6	7.5	12	


(1) This parameter is ensured by design and/or characterization and is not tested in production.

### 8.5 Operating Characteristics

$T_A = +25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	$V_{CC} = 1.8V$	$V_{CC} = 2.5V$	$V_{CC} = 3.3V$	$V_{CC} = 5V$	UNIT
			TYP	TYP	TYP	TYP	
$C_{\text{pd}}$	Power dissipation capacitance	$f = 10\text{ MHz}$	12	15	19	24	pF

## 9 Parameter Measurement Information



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_{LOAD}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	INPUTS		$V_M$	$V_{LOAD}$	$C_L$	$R_L$	$V_{\Delta}$
	$V_I$	$t_r/t_f$					
$1.8V \pm 0.15V$	$V_{CC}$	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	30pF	1k $\Omega$	0.15V
$2.5V \pm 0.2V$	$V_{CC}$	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	30pF	500 $\Omega$	0.15V
$3.3V \pm 0.3V$	3V	$\leq 2.5ns$	1.5V	6V	50pF	500 $\Omega$	0.3V
$5V \pm 0.5V$	$V_{CC}$	$\leq 2.5ns$	$V_{CC}/2$	$2 \times V_{CC}$	50pF	500 $\Omega$	0.3V



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50\Omega$ .  
 D. The outputs are measured one at a time, with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .  
 H. All parameters and waveforms are not applicable to all devices.


**Figure 1. Load Circuit and Voltage Waveforms**

## 10 Detailed Description

### 10.1 Overview

The RS1G79 is a single positive-edge-triggered D-type flip-flop. Data at the input (D) is transferred to the output (Q) on the positive-going edge of the clock pulse when the setup time requirement is met. Because the clock triggering occurs at a voltage level, it is not directly related to the rise time of the clock pulse. This allows for data at the input to be changed without affecting the level at the output, following the hold-time interval.

### 10.2 Functional Block Diagram



**Figure 2. Logic Diagram (Positive Logic)**


## 11 Application and Implementation

Information in the following applications sections is not part of the Runic component specification, and Runic does not warrant its accuracy or completeness. Runic's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 11.1 Application Information

A useful application for the RS1G79 is using it as a data latch with low-voltage data retention. This application implements the use of a microcontroller GPIO pin to act as a clock to set the output state and a second GPIO to provide the input data. If the RS1G79 is being powered from 1.8 V and there is concern that a power glitch could exist as low as 1.5 V, the device will retain the state of the Q output. The  $V_{CC}$  drops to 1.5 V, and when the  $V_{CC}$  returns to 1.8 V, the Q output remains in a high output state. If the  $V_{CC}$  voltage drops below 1.5 V, data retention is not guaranteed.

### 11.2 Typical Application



**Figure 3. Low Voltage Data Retention with RS1G79**

#### 11.2.1 Design Requirements

The RS1G79 device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits.

#### 11.2.2 Detailed Design Procedure

1. Recommended input conditions:
  - For rise time and fall time specifications, see  $\Delta t/\Delta v$  in Recommended Operating Conditions.
  - For specified high and low levels, see  $V_{IH}$  and  $V_{IL}$  in Recommended Operating Conditions.
  - Input voltages are recommended to not go below 0V and not exceed 5.5 V for any  $V_{CC}$ . See Recommended Operating Conditions.
2. Recommended output conditions:
  - Load currents should not exceed  $\pm 50$  mA. See Absolute Maximum Ratings.
  - Output voltages are recommended to not go below 0V and not exceed the  $V_{CC}$  voltage. See Recommended Operating Conditions.

## 12 Power Supply Recommendations


The power supply can be any voltage between the minimum and maximum supply voltage rating listed in Recommended Operating Conditions. A  $0.1\mu\text{F}$  bypass capacitor is recommended to be connected from the  $V_{CC}$  terminal to GND to prevent power disturbance. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of  $0.1\mu\text{F}$  and  $1\mu\text{F}$  are commonly used in parallel. The bypass capacitor must be installed as close to the power terminal as possible for best results.

## 13 Layout

### 13.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 4 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.



### 13.2 Layout Example





**Figure 4. Trace Example**

# 14 PACKAGE OUTLINE DIMENSIONS

## SOT23-5 <sup>(3)</sup>







RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A <sup>(1)</sup>	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D <sup>(1)</sup>	2.820	3.020	0.111	0.119
E <sup>(1)</sup>	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950(BSC) <sup>(2)</sup>		0.037(BSC) <sup>(2)</sup>	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
$\theta$	0°	8°	0°	8°

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.

**SC70-5 (3)**

**RECOMMENDED LAND PATTERN (Unit: mm)**


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A <sup>(1)</sup>	0.900	1.100	0.035	0.043
A1	0.000	0.100	0.000	0.004
A2	0.900	1.000	0.035	0.039
b	0.150	0.350	0.006	0.014
c	0.110	0.175	0.004	0.007
D <sup>(1)</sup>	2.000	2.200	0.079	0.087
E <sup>(1)</sup>	1.150	1.350	0.045	0.053
E1	2.150	2.450	0.085	0.096
e	0.650(TYP)		0.026(TYP)	
e1	1.200	1.400	0.047	0.055
L	0.260	0.460	0.010	0.018
L1	0.525(REF) <sup>(2)</sup>		0.021(REF) <sup>(2)</sup>	
θ	0°	8°	0°	8°


**NOTE:**

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. REF is the abbreviation for Reference.
3. This drawing is subject to change without notice.

# 15 TAPE AND REEL INFORMATION

## REEL DIMENSIONS

## TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

### KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SC70-5	7"	9.5	2.25	2.55	1.20	4.0	4.0	2.0	8.0	Q3
SOT23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.



## **IMPORTANT NOTICE AND DISCLAIMER**

Jiangsu Runic Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with Runic products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) Runic and the Runic logo are registered trademarks of Runic Incorporated. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.